Abstract A new approach to achieve a switched-capacitor performed the same technique using just a single op-amp multiply-by-two gain-stage with reduced sensitivity to but in four phases designed to be used just in pipelined capacitors' mismatches is presented in this paper. 
In this paper, another new MBT Gain Stage (GS) is conventional structure are presented using a generic 0.35pm presented which suppresses the dependency of the input-CMOS technology.
gain of two (x2) to the capacitors' mismatches. It uses one op-amp in two phases to produce a gain of two using just I. INTRODUCTION four capacitors (in fully differential mode) avoiding a Process variation in fabrication of high resolution complicated switching scheme. While having one op-amp high speed Analogue to Digital Converters (ADCs) is one of gives the benefit of lower power consumption for the block, the biggest sources of accuracy degradation. In Switched-operating just in two phases results in more capability for Capacitor (SC) systems, it causes mismatches between the higher speed and lower power consumption too. fabricated capacitors and changes the whole system's In section two, the conventional MBT-GS and the effects transfer function. Although some systems like delta-sigma of the capacitors' mismatches are presented. Section three modulators can tolerate these mismatches, high resolution describes the proposed GS and the circuit technique used for ADCs like pipelined ones are highly influenced by the compensation. Simulation results and evaluations are capacitors' mismatches [1] [2] [3] .
presented in section four, with conclusions given in section A standard pipelined ADC converter. Therefore, each MBT blocks needs an accuracy (2XVm ±l XVref). However, the accuracy of input-signal-gain and linearity which is as much as the whole of the following (x2) and the reference-signal-gain (x 1) are strongly related stages [1] .
to the mismatches between the four input capacitors.
Considering just the mismatches, to have 60dB (nearly 10-As will be seen in the second section, the accuracy of the bit) resolution for the whole converter, the capacitors' gain of two (x2) in the conventional MBT blocks which are mismatches of these GSs must be better than 0.050o. Such a implemented using the SC approaches is directly restricted matching-requirement especially when other nonidealities by the mismatches between the capacitors. There have been and nonlinearities are taken into accounts is the biggest some attempts to overcome this problem in the analogue problem and bottleneck to achieving higher resolutions in domain especially in pipelined ADCs using CMOS such converters. processes [1] -[5]. Song et. al. in [1] performed capacitor error-averaging using two op-amps in three phases to cancel This paper concentrates the correction of the input-signal out the mismatch errors in the analogue domain. Chio in [2] gain (x2) rather than the reference-voltage gain (used in 0-7803-9390-2/06/$20.00 ©2006 IEEE c2 02 01
In the sampling phase (b1), as shown in Fig. 2(c ----"--identified shortcomings.
As shown in this figure, the complementary version of each sampling circuit is added to the op-amp. In the holding Fig. 3 . The nonlinear parasitic capacitor affecting the precision of the GS.
phase (02) each complementary circuit is connected to an Charge injection is due to mobile channel charge, which input node of the op-amp which its corresponding pair is is a function of the channel voltage, injected into the connected to another one. For example, in the holding phase sampling capacitors when the input switches turn off. A (02), while the Cl-circuit is connected to the inverting input fraction of the charge goes to each terminal of the switch node of the op-amp, its complement (the CuI-circuit) is depending on the ratio of the terminal's capacitances, the connected to the non-inverting one. switch parameters and the rise and fall time of the clock. So, As shown in Fig. 4 [6] . BPS, the most effective and widely used one connected to ax node) followed by the other plate. So, mechanism, is not beneficial in our structure as the input having the same capacitors and switches, the charge capacitors are sampled on both plates and none of their injections into C1 and its counterpart C11 (both come from plates are connected to a constant/reference voltage (which the switches driven by C is almost the same and similarly is the fundamental basis of the BPS technique). As shown in the same for C3 and C33. During the holding phase (02), while C1 is placed in the whether the switch S1 or S2 is getting turned off first, feedback between the output and the inverting input, its because they are both connected to the input source signal, counterpart C11 is connected to the non-inverting input. So the portion of their channel charge ('Qch) which follows to the same charge error that enters into the inverting node is the sampling capacitor C1 will be input-signal-dependent.
injected to the non-inverting node. It works in the same way Therefore, the accuracy of the sampling and so the precision for C3 and C33. Having this, the output ofthe GS will be: of the gain of two (x2) will be degraded.
Another problem of the proposed technique arises from V (02) = 2V + AQCh + AQ(P (6) the parasitic capacitors at node a as shown in Fig. 3 . This 5.1 x 10-3 while it was 6.4x 10-5 for the proposed one, which is 280 times smaller. 
